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Abstract—DC microgrid is gaining attraction and a recent 
trend in distribution power generation system due to penetration 
of renewables (especially Photovoltaic (PV) or Fuel Cell (FC)). In 
this paper, a new Triple-Switch-Triple-Mode High Step-Up 
converter (TSTM-HS converter) is presented for DC microgrid 
applications. In the proposed converter, voltage lift technique is 
employed and range of duty cycle is extended by incorporating 
an additional switch in converter circuitry. By doing this, high 
voltage conversion ratio is achieved without using a transformer, 
coupled inductor, and multiple stages of switched capacitors. 
Moreover, the TSTM-HS converter operated in three modes with 
two types of the duty cycles to achieve low to high voltage 
conversion without using high duty cycle for each switch. The 
effects of difference in the inductance values on the regulation 
and operating behavior of the TSTM-HS converter are discussed. 
The Continuous Conduction Mode (CCM) and Discontinuous 
Conduction Mode (DCM) characteristics of TSTM-HS converter 
are discussed in detail with steady-state analysis and boundary 
condition. The comparison is provided to highlight the benefits of 
the TSTM-HS converter. The selection of semiconductor devices 
and the design of reactive components are discussed for the 
TSTM-HS converter. The experimental results of the proposed 
converter are provided which validate the theoretical approach, 
performance, and feasibility of converter. 
 
Index Terms— DC-DC converter, DC microgrid, High voltage 
conversion ratio, Triple-Switch-Triple-Mode converter, Voltage-
lift, Wide range of duty cycle. 
I. INTRODUCTION 
C microgrid and its associated power electronics 
converter units are the main attraction and rapidly 
upgrading technologies due to penetration of renewables in the 
distribution power generation energy systems. Photovoltaic 
(PV), Fuel Cell (FC), and batteries are mainly employed to 
powered DC microgrid via power conversion unit [1]-[2]. 
Several PV or FC sources can also be connected in series or 
parallel for the generation of the high DC voltage and current. 
However, several sources in series or parallel for the energy 
generation is not a viable solution to fulfil the voltage and 
current demand of load due to the requirement of higher cost 
and large space for the installation etc. Therefore, DC-DC 
converter is generally employed as a front-end structure to 
achieve high voltage or high current with high efficiency and 
small volume [3]-[5]. Fig. 1 depicts the structure of 400V DC 
microgrid system in which high voltage is obtained with the 
help of DC-DC converter from 12-48V PV sources. 
Theoretically, the conventional converter provides higher 
voltage conversion ratio at higher duty cycle. However, in 
practical, due to use of extreme duty cycle, the performance 
and efficiency of the conventional DC-DC boost converter are 
highly suffered from the diode reverse recovery problem, 
Effective Series Resistance (ESR) of inductor and capacitor, 
electromagnetic interference, and conduction losses of 
switches [6]-[7]. Isolated converter configurations e.g. push-
pull, flyback, forward, half-bridge, and full-bridge converters 
has been proposed in the literature to achieve high voltage 
conversion by adjusting the turn ratio of the transformer or 
coupled inductors [8]-[10]. Nevertheless, transformer core 
saturation, high voltage spikes across switches, power 
dissipation, bulky circuitry etc. are the main problem 
associated with these configurations. Moreover, an additional 
active clamping circuit, a non-dissipative snubber circuit, and 
high-frequency transformer are required which increases the 
cost and size of the converter [11]-[12]. 
The non-isolated converter can be a viable solution to 
achieve high voltage conversion ratio in case galvanic 
isolation is not required [13]-[14]. Several converter 
configurations are also presented in the literature by utilizing 
the coupled inductor to achieve high voltage conversion ratio 
[15]-[16].  However, high input current ripples, voltage spikes 
on the switch, and leakage inductance are the main problems 
associated with these configurations. Therefore, an additional D 
 
Fig. 1. Block diagram of 400V DC microgrid system for with PV. 
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2 
input filter and active clamping techniques are needed for 
coupled inductor based power converters [17]. Several 
converter configurations have been addressed based on the 
multiple boosting stages without using transformer and 
coupled inductors e.g. cascaded and quadratic boost, voltage 
lift technique, Voltage Multiplier (VM), Switched Capacitor 
(SC), integration of boost converter with SC, Switched 
Inductor (SI) [18]-[22]. The insertion of a large number of 
multiple stages with inductors and capacitors surely increases 
the complexity and cost of the power circuit. In SC technique, 
multiple capacitors stages are required and the switches are 
suffered from the high transient current and high conduction 
losses. In [23], the power circuitries of three converters are 
proposed to achieve higher voltage conversion in which two 
inductors are charged in parallel and discharged in series when 
the switches are turned ON and OFF, respectively. In [24], 
several numbers of diode-capacitor stages are employed to 
achieve higher voltage conversion ratio. The multiple loops to 
transfer the energy to load degrade the efficiency and circuitry 
also required inductor with high current capability. Moreover, 
the converter has a narrow range of duty cycle for the 
switching operation. In [25], high gain converter is proposed 
for microgrid applications by incorporating additional switch. 
However, the conversion ratio is not significantly increased 
even using three switches. In [26], a new converter is 
proposed by using several inductors and switches. However, 
utilization of several switched inductors is not a viable 
solution and moreover, a large number of semiconductor 
devices are required to transfer energy to load via inductors. 
As a result, cost and size of the converter is increased. In this 
paper, a new converter called Triple-Switch-Triple-Mode 
High Step-Up converter (TSTM-HS converter) is proposed to 
overcome the aforementioned drawbacks. The TSTM-HS 
converter has the capability to generate higher voltage 
conversion ratio with a wide range of duty cycle. The other 
advantages of the TSTM-HS converter are output voltage is 
achieved by adjusting the two types of the duty cycle, 
transformer-less configuration, coupled inductor-less 
configuration, the stored energy is supplied to load without 
using a large number of semiconductor devices, and high 
voltage conversion ratio without using VM. 
The paper is organized as follows: power circuitry, 
operating principle of the TSTM-HS converter along with 
CCM and DCM analysis and characteristics are discussed in 
section II. The effects of difference in the inductance values 
on the regulation and operation of the TSTM-HS converter are 
discussed in Section III. The efficiency analysis of the 
converter is discussed in section IV. The design of TSTM-HS 
converter is provided in section V. Also, the TSTM-HS 
converter compared with recently presented converter to show 
the benefits of the proposed approach. The experimental 
results are provided in the section VI. Finally, a conclusion 
based on the experimental investigation is provided in section 
VII. References are given in the last section to support the 
literature and concept of the proposed converter. 
II. TRIPLE-SWITCH-TRIPLE-MODE HIGH STEP-UP CONVERTER 
(TSTM-HS CONVERTER) 
Fig. 2 shows the power circuitry of TSTM-HS converter. 
The circuitry consists of two inductors L1 and L2; two control 
switches S1 and S2 (bidirectional for current); switch S3 (diode 
D is connected in series to achieve unidirectional current), 
three capacitors C1, C2, and Co; three diodes D1, D2, and Do. 
The load R is connected across capacitor Co. The inductance 
level for both the inductors L1 and L2 are same; hence, 
L1=L2=L. The capacitance of both capacitor C1 and C2 are 
same; hence, C1=C2=C. In this section, it is assumed that 
inductance values of both inductors are equal i.e L1=L2=L. 
Therefore, this section deals with CCM and DCM 
characteristics by considering L1=L2=L. However, in practical 
 
Fig. 2. Power circuitry of TSTM-HS converter. 
 
Fig. 3. Typical characteristics waveform of CCM. 
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3 
cases, the converter operating behavior and regulation surely 
affect by the difference in the two inductances values i.e. L1 
and L2 which is discussed in section III. 
To elucidate the CCM and DCM operation of TSTM-HS 
converter, steady state analysis and characteristic, it is 
assumed that all the reactive components and semiconductor 
devices are ideal, (i.e. ON-state resistance (RD-ON) of 
semiconductor devices and voltage drop during conduction are 
zero), ESR of all the inductors and capacitors are zero, and all 
the capacitors have enough capacitance to provide ripple free 
voltage (i.e. VC1, VC2, and VC3 are zero). Let’s assumes T 
and fs is time period of one switching cycle and switching 
frequency, respectively. 
A. CCM- Characteristics Waveform, Operation, and Analysis 
The gate pulses are provided to three switches S1, S2, and S3 
in such a way that the circuitry of converter performs three 
modes of operation in CCM. The gate pulses for switches S1 
and S2 are identical with duty ratio k1, and the gate pulse with 
duty ratio k2 is provided to switch S3 with delay k1T seconds. 
The typical characteristics waveform of CCM is shown in Fig. 
3. The inductor voltage and current waveform is separately 
shown in Fig. 4, where α1
I
, α2
I
; α1
II
, and α2
II
 are magnetizing 
angle, and β1
III
, β2
III
 are demagnetizing angle for inductors L1, 
L2 for modes I, II, and III, respectively (where superscript 
denotes the mode and subscript denotes the inductor). The 
magnetizing angle is angle measured between charging current 
of inductors and time axis. Similarly, the demagnetizing angle 
is angle measure between discharging current of inductors and 
time axis. The X, Y, and Z are regions trace by voltage of 
inductors L1 and L2 in mode I, II, and III, respectively. The 
operating principle and analysis of converter for each mode is 
explains as follows, 
1) Mode I [t0-t1]: For this mode, switches S1 and S2 are 
turned ON, and switch S3 is turned OFF. Fig. 5(a) depicts the 
equivalent converter circuitry for this mode. During this mode, 
inductors L1, L2, and capacitors C1, C2 are connected in 
parallel with input supply v1. Therefore, both inductors L1 and 
L2 are magnetized by input supply voltage (v1) through the 
path v1-L1-S1 and v1-S2-L2, respectively. At the same time, 
capacitors C1 and C2 are also charged by input voltage (v1) 
through the path v1-D1-C1-S1 and v1-S2-C2-D2, respectively. 
The load R is continuously supplied by the energy stored in 
the capacitor Co. Diodes D1 and D2 are forward biased and 
diode Do is reversed biased. From the equivalent circuitry and 
characteristics, the voltage across inductors and capacitors are 
expressed as follows, 
;  ;  
1 2 1 1 2 1 2
v v v V V V V V V V
L L L C C C Co
              (1) 
 In this mode, inductors L1 and L2 currents are linearly 
increasing with constant slope tan α1
I
 and tan α2
I
, respectively. 
The magnetizing angle of inductors L1 and L2 (α1
I
 and α2
I
) can 
be expressed as follows, 
1( 1) 1( )1 11
tan tan1
1 1
2( 1) 2( )1 11 0 1tan tan2
2 1
  , tan tan1 2 1 2 1 2
I IV L max L minI
L k T
I IV t t tL max L minI
L k T
I I I I
we have L L


    
 
 
   
 
     
  
  
    

   
   
   


   (2) 
  
2) Mode II [t1-t2]: For this mode, switches S1 and S2 are 
turned OFF, and switch S3 is turned ON. Fig. 5(b) depicts the 
equivalent converter circuitry for this mode. During this mode, 
inductors L1 and L2 serially connected with input supply. 
 
Fig. 4. Inductor voltage and current waveform. 
 
 
(a) 
 
(b) 
 
(c) 
Fig. 5. Equivalent circuitry (a) when switches S1 and S2 are turned ON, 
and switch S3 is turned OFF, (b) switches S1 and S2 are turned OFF, and 
switch S3 is turned ON, (c) all switches S1, S2, and S3 are turned OFF. 
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4 
Therefore, series network of inductors L1 and L2 are 
magnetized by input supply voltage (v1) through the path v1-
L1-S3-L2, respectively. The voltage across capacitors C1, C2, 
and Co incurs the diodes D1, D2 and Do in reversed biased 
operation. Due to this, energy stored in capacitors C1 and C2 
are unchanged and the load R is yet supplied by energy stored 
in the capacitor Co. From the equivalent circuitry and 
characteristics, the voltage across inductors and capacitors are 
expressed as follows, 
1
;  ;  
1 2 1 2 1 22
V
v v v V V V V V V
L L L C C C Co
              (3) 
 In this mode, inductors L1 and L2 currents are linearly 
increasing with constant slope tan α1
II
 and tan α2
II
, 
respectively. The magnetizing angle of inductors L1 and L2 
(α1
II
 and α2
II
) can be expressed as follows, 
1( 2) 1( 1)1 11
tan tan1
2 1 2
2( 2) 2( 1)1 11 1 2tan tan2
2 2 2
  ,  tan tan /21 2 1 2 1 2
I IV L max L maxII
L k T
I IV t t tL max L maxII
L k T
II II II II
we have L L


    
 
 
   
 
     
  
  
    

   
   
    


   (4) 
3) Mode III [t2-t3]: For this mode, all switches S1, S2, and S3 
are turned OFF. Fig. 5(c) depicts the equivalent converter 
circuitry for this mode. During this mode, inductors L1 and L2 
along with capacitors C1 and C2 are serially connected with 
input supply and supplied energy to capacitor Co and load R. 
Thus, inductors L1 and L2 demagnetized and capacitor C1 and 
C2 are discharged through the path v1-L1-C1-R-C2-L2. Diodes 
D1 and D2 are reversed biased and diode Do in forward biased. 
From the equivalent circuitry and characteristics, the voltage 
across inductors and capacitors are expressed as follows, 
 
31 1 2 2 1 2
1 2
2 2
; 1 2 1 2
V V V V V VC Cv v vL L L
V V V V V VC C C Co
   
   
   





                           (5) 
 In this mode, inductors L1 and L2 currents are linearly 
decreasing with constant slope tan β1
III
 and tan β2
III
, 
respectively. The demagnetizing angle of the inductors L1 and 
L2 (β1
III
 and β2
III
) can be expressed as follows, 
3 1( ) 1( 2)1 11 2
tan  tan1
2 11 1 2
3 2( ) 2( 2)1 11 2 2tan  tan2
2 12 1 2
  ,  tan tan1 2 1 2 1 2
I IV V L min L maxIII
L k T k T
I IV V t t TL min L maxIII
L k T k T
II II II II
we have L L


    
 
 
 
   
 
 
     
  
  
    

   
   
   


(6)      
Using inductor volt-second balance method, 
11 2 1 2
0
0 0 0
k T k T k T k T
I II III
v dt v dt v dtL L L
X Y Z
 
                             (7) 
Where, vL
I
, vL
II
, and vL
III
 are voltage across inductors in 
mode I, II, and III, respectively.  X, Y, and Z are the area trace 
under inductors voltage waveform as shown in Fig. 4. Using 
(7), the voltage conversion ratio for CCM (VCRCCM) of the 
TSTM-HS converter is obtained as follows, 
 
11 2 1 2 31 1 2   01
2 20 0 0
k T k T k T K T
V V V
dt dt d tV
 

    
   
   
   
        (8) 
3 22 1 2
11 1 2
V k k
VCR
CCM
V k k
 
 
 
                                              (9) 
The effects of duty cycles k1 and k2 on voltage conversion 
ratio are analyzed. The variation in the voltage conversion 
 
Fig. 6. Plot of voltage conversion ratio and effect of k1 and k2 on voltage 
conversion ratio. 
 
Fig. 7. Typical characteristics waveform of DCM. 
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5 
ratio VCRCCM with change in duty cycle k1 and keeping k2 
constant, and the variation in the voltage conversion ratio 
VCRCCM with change in duty cycle k2 and keeping k1 constant 
is shown in Fig. 6. It is investigated that the TSTM-HS 
converter provides a high voltage conversion ratio by varying 
duty cycle suitably. 
B. DCM- Characteristics Waveform, Operation, and Analysis 
For DCM, operation of the TSTM-HS converter is divided 
in four modes. The typical characteristics waveform is shown 
in Fig. 7, voltage and current waveform of inductors L1 and L2 
are separately shown in Fig. 8, where δ1
I
, δ 2
I
; δ 1
II
, and δ 2
II
 are 
magnetizing angles and γ1
III
, γ2
III
 are demagnetizing angles for 
inductors L1 and L2 for mode I, II, and III, respectively (where 
superscript denotes the mode and subscript denotes the 
inductor). The X, Y, Z, U are regions trace by voltage of 
inductors L1 and L2 in mode I, II, III, and IV, respectively. The 
modes are explained as follows, 
1)  Mode I [t0-t1]: For this mode, switches S1 and S2 are 
turned ON, and switch S3 is turned OFF. For this mode, 
operating principle and equivalent circuitry (Fig. 5(a)) are 
same as mode I of CCM. The maximum value of inductors L1 
and L2 currents are expressed as follows, 
 
1
tan( )1( 1) 1 1 1
1
1
tan( )2( 1) 1 1 2
0 12
  , 1 2
1( 1) 2( 1) ( 1) 1 2
V I
I k T k TL max
L
V I
I k T k TL max t t tL
we have L L L
I I
I I IL max L max L max


  
 
   
 
     
 
 
  
  
  
 





(10) 
2)  Mode II [t1-t2]: For this mode, switches S1 and S2 are 
turned OFF, switch S3 is turned ON, and inductors L1 and L2 
currents are non zero. For this mode, operating principle and 
equivalent circuitry (Fig. 5(b)) are same as mode II of CCM. 
The maximum value of inductor L1 and L2 currents is 
expressed as follows, 
1
1( 1) 2
2 1
1 21( 2)
1
21
tan( ) tan( )2 1 1 1
1
2( 1) 2
2 2
1 22( 2)
1
22
tan( ) tan( )2 2 1 2
  1 2
V
I k TL max
L
V k TIL max k T
L
II I
k T k T
V
I k TL max
L
V k TIL max k T
L
II I
k T k T
we have L L
 
 
 
 
 
 
 
 
 
  
  
 

  
     



  
  
 

  
     



1 2
1 2,  1 2
2 2 2
1( 2) 2( 2) ( 2)
t t t
I I
II IIL
I I IL max L max L max
  
 
 
    
  























    (11)                                                                                                 
3)  Mode III [t2-t3]: For this mode, all the switches S1, S2, 
and S3 are turned OFF, and inductors L1 and L2 currents are 
non zero. For this mode, operating principle and equivalent 
circuitry (Fig. 5(c)) are same as mode III of CCM. The value 
of inductors L1 and L2 currents are reached to zero at time t3, 
and the maximum value of inductors L1 and L2 currents can be 
expressed as follows, 
2 1 2 1
3
2 1
1( 2)
32 1
( )3 3 1
2 1
2 1 2 1
3
2 2
2( 2)
32 1
( )3 3 2
2 2
  ,   1 2 1 2
1( 2) 2( 2) (
V V V VC C
k T
L
IL max
V V III
k T k T
L
V V V VC C
k T
L
IL max
V V III
k T k T
L
III III
we have L L L
I I IL max L max L m


 
  


 
  


 
   
  
  
  
  

 
   
  
  
  

 
   
2 3
2)
t t t
ax
 

















            (12) 
4)  Mode IV [t3-t4]: For this mode, all the switches S1, S2, and 
S3 are turned OFF, and inductors L1 and L2 currents are zero. 
Fig. 9 shows the equivalent circuitry of converter. It is 
important to note that in mode III, diode D1 and D2 already 
reversed biased when inductors and capacitors are discharged 
through load R. Therefore, the diode D1 and D2 didn’t presents 
in the path during discharging of the inductors and capacitors 
and hence, diode D1 and D2 are not responsible for DCM. It is 
noteworthy that DCM occurs when diode Do is reversed 
biased and all the switches are turned OFF as shown in Fig. 9. 
 
Fig. 8. Inductor voltage and current waveform. 
 
 
Fig. 9. DCM equivalent circuitry when all switches S1, S2, and S3 are 
turned OFF and inductor current is zero. (Mode IV) 
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6 
The energy stored in the inductors L1 and L2 is zero. 
Therefore, only energy stored in the capacitor Co is supplied to 
load R. Using (11) and (12), k3 is obtained as follows, 
(2 )1 1 2
3
32 1
V k k
k
V V



                                                          (13) 
From Fig. 7, the expression for the average capacitor Co 
current is found as follows, 
21(max 2) 3 2 1(max 2) 3
22 2
I k T I T I k TL L
I I
Co T T

                 (14) 
Using (11)-(14), the average current of capacitor Co is 
found as follows, 
   
 
2 2
2/ 2 11 2
4 32 1
Tk kV L V
I
Co RV V

 

                                    (15) 
Under steady state condition, the average current of 
capacitor is zero. Thus, 
 
 
22
21 2 1 2
4 32 1
V Tk k V
L RV V



                                                      (16) 
Thus, voltage conversion ratio in DCM is found as follows, 
 23 29 12 2 1
,  ( )
2 4 41
V k k
VCR L RT
DCM V


 
               (17) 
Where,  is time constant parameter which value is equal to 
Lfs/R and the boundary operating condition for converter can 
be obtained as follows, 
  22 12 1 1 2
4(3 2 )1 2
k k k k
B k k

  

 
                                                 (18) 
Where, B is normalized inductor time constant at boundary. 
The curve of B versus duty cycles is shown in Fig. 10(a). The 
effect of duty cycles k1 and k2 on voltage conversion ratio and 
boundary condition is analyzed and the variation in the voltage 
conversion ratio (VCRDCM) is shown in Fig. 10(b) for B =0.01 
with change in duty cycle k1 and keeping k2 constant. The 
variation in the voltage conversion ratio (VCRDCM) is also 
shown in Fig. 10(b) for B =0.01 with change in duty cycle k2 
and keeping k1 constant. If  is smaller than B, then converter 
operates in DCM. However, to operate the converter in CCM, 
following condition necessary to satisfy, 
  
2
2 12 1 1 2
4(3 2 )1 2
k k k k
k k
L
RT

  
 
 
                                   (19) 
III. OPERATING BEHAVIOR UNDER DIFFERENT INDUCTANCE 
VALUES OF INDUCTORS 
In this section, operating principle and behavior of the 
TSTM-HS converter are discussed under different inductance 
values of inductors. There are two cases described as follows 
with considering ideal semiconductor components and 
capacitance of the capacitors are large enough to maintain the 
constant voltage. 
A. L1 is Larger Than L2 (L1>L2) 
In this case, it is considered that the value of inductor L1 is 
larger than the value of inductor L2. Fig. 11(a) shows the 
inductors L1 and L2 current waveforms along with the 
switching pulses. It is notable that if the value of inductors L1 
and L2 are equal (i.e L1=L2), then at any time the value of iL1 
and iL2 are equal (i.e. iL1=iL2) and the waveform of inductor L1 
and L2 currents are identical as discussed in section II. 
Nevertheless, if the values of both inductors are not same, say, 
the value of inductor L1 is larger than the value of inductor L2, 
then as soon as switches S1 and S2 are turned OFF and switch 
S3 is turned ON, iL2 is larger than iL1. Due to this, time interval 
PT (t1 to t2) shown in Fig. 11(a) is started. At this instant, 
inductor L2 starts magnetizing with lower slope (nearly 0) and 
L1 is still magnetizing with the same slope. When iL1=iL2, there 
is end of this time interval. Hence, in this case, there are four 
operating states explained as follows, 
 
1) Mode I [t0-t1]: 
Switches S1 and S2 are turned ON, and switch S3 is turned 
OFF. The equivalent converter circuitry for this mode is same 
  
(a) (b) 
Fig. 10. Curves for DCM Investigation (a) curve of normalized inductor time constant (B) versus duty cycles (k1 and k2), (b) voltage conversion 
ratio (VCRDCM) versus duty cycles (k1 and k2) at B = 0.01. 
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7 
as Fig. 5(a). However, the current flowing through inductor L2 
is larger than inductor L1 i.e. (iL2>iL1). During this mode, 
inductors L1, L2, and capacitors C1, C2 are connected in 
parallel with input supply v1. The energy stored in capacitor Co 
is supplied to load R. Besides, the current through inductor L2 
is larger than the current through inductor L1. The voltage and 
current equation can be obtained as follows, 
1 2 2 2, , 1 1 2 1
0 1
 1 2
di di dv vL LL v L v Co
dt dt dt R t t t
i iL L

  
 






                    (20) 
 
2) Mode II [t1-t2]: 
Switches S1 and S2 are turned OFF, and switch S3 is turned 
ON. Fig. 11(b) depicts the equivalent converter circuitry for 
this mode. During this mode, iL2 is larger than iL1, thereby 
causing diode D1 to be forward biased. Capacitor Co is 
discharged into the load R. Once the current through inductors 
L1 and L2 are equal, the converter operates in mode III. The 
voltage and current equation can be obtained as follows, 
1 2 2 2, 0, 1 1 2 1 1
1 2
 1 2
di di dv vL LL v L v V CC o
dt dt dt R t t t
i iL L
    
 






         (21) 
3) Mode III [t2-t3]: 
In this mode, switches S1 and S2 are still turned OFF, and 
switch S3 is still turned ON. The equivalent converter circuitry 
for this mode is same as Fig. 5(b). In this mode, the inductors 
are in series and currents flowing through both the inductors 
are equal. Besides, Co is still discharged into load R. Let’s 
assume M1=L1/(L1+L2) and M2=L2/(L1+L2). The voltage and 
current equation can be obtained as follows, 
1 2 2 2, , 1 1 1 2 2 1
2 3
 1 2
di di dv vL LL M L M Co
dt dt dt R t t t
i iL L
v v  
 






          (22) 
4) Mode IV [t3-T]: 
In this mode, all switches are turned OFF. The equivalent 
converter circuitry for this mode is same as Fig. 5(c). During 
this period, both inductors L1 and L2, both capacitors C1 and 
C2, and input voltage v1 are in series and provide energy to 
load R. The voltage and current equation can be obtained as 
follows, 
   1 2, 3 31 1 2 21 2 1 2
3
2 2 ,  1 2
di diL LL M L Mv v v v
dt dt
t t T
dv v
C i io L L
dt R
  
 

 





           (23) 
Using (21)-(23) and small approximation, the volt second 
balance equations for inductors can be obtained as follows, 
For L1, 
1
-1 1 1 1 2
1 2
0
3 1 21
1 - -1 2
1 2
L
V k T V PT V k T PT
L L
V VL
k T k T
L L
                  (24) 
For L2, 
2
01 1 1 2
1 2
0
3 1 22
1 1 2
1 2
L
V k T PT V k T PT
L L
V VL
k T k T
L L
                   (25) 
Using (24) and (25), the voltage conversion ratio can be 
obtained as follows, 
3 22 1 2
( )
1 2
11 1 2
V k k
VCR L L
CCM
V k k
 
  
 
                             (26) 
It is noteworthy that the voltage conversion ratio obtained in 
(26) is same as (9). 
B. L2 is Larger Than L1 (L2>L1) 
In this case, it is considered that the value of inductor L2 is 
larger than the value of inductor L1. Fig. 12(a) shows the 
inductors L1 and L2 current waveforms along with the 
switching pulses. If the value of inductor L2 is larger than the 
value of inductor L1, then as soon as switches S1 and S2 are 
turned OFF and switch S3 is turned ON, iL1 is larger than iL2. 
Due to this, time interval PT (t1 to t2) shown in Fig. 12(a) is 
started. At this instant, inductor L1 starts magnetizing with 
lower slope (nearly 0) and L2 is still magnetizing with the 
same slope. When iL1=iL2, there is end of this time interval. 
Hence, in this case, there are four operating states explained as 
 
(a) 
 
(b) 
Fig. 11. When L1>L2 (a) Inductor L1 and L2 current waveforms along 
with the switching pulses, (b) equivalent circuit when switches S1 and S2 
are turned OFF, and switch S3 is turned ON during (t1 to t2) i.e. for PT 
time period. 
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follows, 
1) Mode I [t0-t1]: 
In this mode, switches S1 and S2 are turned ON, and switch 
S3 is turned OFF. The equivalent converter circuitry for this 
mode is same as Fig. 5(a). However, the current flowing 
through inductor L1 is larger than inductor L2 i.e. iL1>iL2. 
During this mode, inductors L1, L2, and capacitors C1, C2 are 
connected in parallel with input supply v1. The energy stored 
in capacitor Co is supplied to load R. Besides, the current 
through inductor L1 is larger than the current through inductor 
L2. The voltage and current equation can be obtained as 
follows, 
1 2 2 2, , 1 1 2 1
0 1
 1 2
di di dv vL LL v L v Co
dt dt dt R t t t
i iL L

  
 






                    (27) 
2) Mode II [t1-t2]: 
In this mode, switches S1 and S2 are turned OFF, and switch 
S3 is turned ON. Fig. 12(b) depicts the equivalent converter 
circuitry for this mode. During this mode, iL1 is larger than iL2, 
thereby causing diode D2 to be forward biased. Capacitor Co is 
discharged into load R. Once the current through inductor L2 
and L1 are equal, the converter operates in mode III. The 
voltage and current equation can be obtained as follows, 
1 2 2 20, , 1 1 2 2 2 1
1 2
 1 2
di di dv vL LL v V L V v CC C o
dt dt dt R t t t
i iL L

     
 






 (28) 
3) Mode III [t2-t3]: 
In this mode, switches S1 and S2 are still turned OFF, and 
switch S3 is still turned ON. The equivalent converter circuitry 
for this mode is same as Fig. 5(b). In this mode, the inductors 
L1, L2 are in series and current flowing through both the 
inductor is equal. Besides, Co is still discharged into load R. 
The voltage and current equations are same as (22). 
4) Mode IV [t3-T]: 
In this mode, all switches are turned OFF. The equivalent 
converter circuitry for this mode is same as Fig. 5(c). During 
this period, inductors L1 and L2, capacitors C1 and C2, and 
input voltage V1 are in series and provides energy to load R. 
The voltage and current equation are same as (23). Using (22)-
(23), (27)-(28) and small approximations, the volt second 
balance equations for inductors can be obtained as follows, 
For L1, 
1
01 1 1 2
1 2
0
3 1 21
1 1 2
1 2
L
V k T PT V k T PT
L L
V VL
k T k T
L L
                   (29) 
For L2, 
2
1 1 1 1 2
1 2
0
3 1 22
1 1 2
1 2
L
V k T V PT V k T PT
L L
V VL
k T k T
L L
                 (30) 
Using (29) and (30), the voltage conversion ratio can be 
obtained as follows, 
3 22 1 2
( )
1 2
11 1 2
V k k
VCR L L
CCM
V k k
 
  
 
                             (31) 
It is noteworthy that the voltage conversion ratio obtained in 
(31) is same as (9). 
IV. EFFICIENCY ANALYSIS OF TSTM-HS CONVERTER 
This section deals with the efficiency of the TSTM-HS 
converter. The non-idealities of inductors L1 and L2, input 
source v1, and semiconductor devices D1, D2, Do, S1, S2, and S3 
are considered and equivalent circuit of the TSTM-HS 
converter is shown in Fig. 13. The non-ideality of the voltage 
source is shown by considering the series resistance R1. The 
non-idealities of the inductors L1 and L2 are shown by 
considering the ESR i.e. RL1 and RL2 for inductors L1 and L2, 
respectively. The non-idealities of switches S1, S2, and S3 are 
shown by considering the ON-state resistance RS1, RS2, and 
RS3, respectively. The non-idealities of diodes D1, D2 and Do 
are shown by considering the internal resistance RD1, RD2, and 
RDo and their forward voltage drop is VD1-FB, VD2-FB, and VDo-
 
(a) 
 
(b) 
Fig. 12. When L1<L2 (a) Inductor L1 and L2 current waveforms along 
with the switching pulses, (b) equivalent circuit when switches S1 and S2 
are turned OFF, and switch S3 is turned ON during (t1 to t2) i.e. for PT 
time period. 
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9 
FB, respectively. The average current through switches S1, S2, 
and S3 are IS1, IS2, and IS3, respectively. 
A. Mode I [t0-t1] 
 For this mode, switches S1 and S2 are turned ON, and switch 
S3 is turned OFF. The average voltage and current of inductors 
and capacitors can be expressed as follows, 
1 1 1 1 1 1 1 1
2 1 1 1 2 2 2 2
( )1 1 1 1 1 1 1 1
( )2 1 2 1 1 2 2 2
; /2 1 1 2 1 2
1
2
I I I
V V I R I R I RL L L S S
I I I
V V I R I R I RL L L S S
I I I
V V V I R I R I RC D FB D S S
I I I
V V V I R I R I RC D FB D S S
I I I I I
I I I I I I V RC L L C Co
I
I
I
D
I
D
I
   
   
    
    
    











               (32) 
B. Mode II [t1-t2] 
 For this mode, switches S1 and S2 are turned OFF, and 
switch S3 is turned ON. The average voltage and current for 
inductors and capacitors can be expressed as follows, 
1 1 1 1 2 2
1 2 1
1 3
; /1 1 2 2
II II II
I R I R I RL L L LII II
V V VL L
II
I RS
II II II II
I I I I V RL L Co
 
  

  
 
 
 
 



                  (33) 
C. Mode III [t2-t3]: 
 For this mode, all switches S1, S2, and S3 are turned OFF. 
The average amplitude of voltage and current for inductors 
and capacitors can be expressed as follows, 
1 1 1 1 2 2
1 2 1 2
1
; /1 1 2 1 2
III III III
I R I R I RL L L LIII III
V V V VL L
III
I R VDo Do FB
III III III III
I I I I I V RL L Co
 
   
  
   
 
 
 
 


    
    (34) 
Due to identical inductors (i.e. L1=L2=L), the ESR of both 
inductors L1 and L2 are same, that means RL1=RL2=RL. Due to 
identical switches S1 and S2 (i.e. S1=S2=S), the ON-state 
resistance of switches are same, that means RS1=RS2=RS. Due 
to identical diodes D1, D2, and Do (i.e D1=D2=Do=D), the 
internal resistance and forward voltage drop for diodes are 
same, that means RD1=RD2=RDo=RD and VD1-FB=VD2-FB=VDo-
FB=VD. As a result, following equations are obtained by using 
(32)-(34). 
( )1 2 1 1
( )1 2 1 1
/2
1
1
I I I I I
V V V V I R I R RL L L S L
I I I I I
V V V V I R I R I RC C D FB D S
I
I V RCo
L
D L
     
     







               (35) 
( 2 )1 2 1 1 1
/2
II II II I
V V V V I R R RL L L L S
II
I V RCo
     





                            (36) 
 2 )1 2 1 1
1 2
2
 / / /1 2 2 2 1 2
1 1 2
(IIIV V I R R R VIII III III L D D FB
V VL L L
III III III III
I I V R I V R I V RCo L L
III III III
I I IL L
V
     
  
     
 







 (37) 
Using capacitor charged-balance method, inductors L1 and 
L2 currents are obtained as follows, 
     
1 2 1 2
   0
0 0 0
12 (1 )1 2 1 2
k T k T T k T k T
I II IIIdt dt dt
Co Co CoI I I
V
I I I k kL L L
R
 
    




     

 (38)  
Using inductor-volt-second-balance method on inductors L1 
or L2, the voltage conversion ratio is obtained as follows, 
     
1 2 1 2
   0
0 0 0
(1 ) (1 )1 1 2
12   
2 1 21
2
(1 )1 2
(1 )1 2
(1 )1 2
1 2
1
k T k T T k T k T
I II IIIdt dt dtV V VL L L
VDk k k
VV
VCRCCM
R k R kV S S
RL
k k
R k KD
R k k
V VC C
V
 
    
   
 


  
  
 




  
    
  
  
   
 
   
   (39) 
Where, VC1/V1 and VC2/V1 is 
( )1 1 1 1 1
1
1 1
( )2 1 1 2 2
1
1 1
voltage drop across resistance 1 1 1
( ) voltage drop across diode 1 1
( ) voltage drop across diode 2 2
, voltage d1 2
V I R V I R I RC D D D S S
V V
V I R V I R I RC D D D S S
V V
I R R
V I R DD D D
V I R DD D D
I R I RS S S S
  
 
  
 

 
 
 rop across switch , 1 2S S









             
Therefore, the voltage conversion ratio of the TSTM 
converter is restricted by internal resistance RL, RS, VD, and RD. 
For e.g. if RL=300mΩ, RS=200mΩ, VD=0.8V, RD=0.01Ω, and 
RL=320Ω, then at k1=50% and k2=35%, then practical voltage 
conversion ratio is 10.89. However, if all the components are 
ideal then the voltage conversion ratio is 12. 
Switching losses of the switches is PSW and can be obtained 
as follows, 
 
Fig. 13. Power circuitry of TSTM-HS converter with non-idealities. 
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( )1 1 1 1
( )2 2 2 2
1 2 3
( )3 3 3 3
V I t t fS S r f
V I t t fP P P P S S r f
SW SW SW SW
V I t t fS S r f

    
 
 
 
 
  
 
      (40) 
Where tr1, tr2, tr3 and tf1, tf2, tf3 are the rising and falling time 
for the switches S1, S2, and S3, respectively and f is switching 
frequency. The average voltage across switches S1, S2, and S3, 
are VS1, VS2, and VS3, respectively. The total input power P1 
and output power P2 are obtained as follows, 
  
1
1 1 2 1 1 1 2 1 1 2
2
1 1 1
(1 )2 2 1 2
2
121 1 1 21 2 1 111 1
2
/
2 2 2 2
I k I k I k I k I kL L C C L
P V P
SW
I k I k kL L
V V
k k kP V I k PC SW
R
P V I V R
   
 
   

    
 
 
 
 
 
 
 









       (41) 
Using (39) and (41), efficiency of the TSTM-HS converter 
is obtained as, 
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V. DESIGN AND COMPARISON 
To design the TSTM-HS converter, necessary parameters 
are typical supply voltage (V1), nominal output voltage (V2), 
required output current (I2) to drive the load, switching 
frequency (f), and load (R). 
A. Selection of Duty cycles 
For simplicity, the voltage conversion ratio of TSTM-HS 
converter is written similar to conventional boost converter as 
follows, 
   
3 2 11 2
  
1 1 ( , )1 2 1 2
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k k
VCR
CCM
k k K k kTSTM HS
k k kK k kTSTM HS
 
 
   
  





         (43) 
Where KTSTM-HS (k1, k2) is function of duty cycles k1 and k2. 
Initially, the function of duty cycles KTSTM-HS (k1, k2) is selected 
as follows, 
1( , ) 1  1 2
2
V
K k kTSTM HS
V
 



                                              (44) 
For superior design, the worst case of efficiency is 
considered while calculating the function of duty cycles. As a 
result, calculation provides a more practical value of function 
of duty cycles. It is noticeable that the worst efficiency of 
TSTM-HS configuration is expected 85%. 
B. Design of Inductors (L1 and L2) 
Based on the functionality, it is possible to select both 
inductors with equal inductance rating i.e. L1=L2=L. 
Therefore, the ripple in both the inductors are same i.e. iL1 = 
iL2 =iL. The design of the inductor L is dependent on the 
switching frequency (f), typical input voltage (V1), duty cycles 
(k1 and k2), and ripple current iL(max2-min). The good estimation 
of value of iL(max2-min) or iL is in between 20% to 40% of 
inductor L1 and L2 current and can be obtained as follows, 
- 20  40% (max2-min) ( 2) ( )i I I to of iL LL max L min           (45) 
The critical inductance (Lcric) is calculated as follows, 
( /2) ( /2)1 1 2 1 1 1 2 1
 (max 2-min)
k V k V k V k V
L
cric f i f iL L
 
 
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                          (46) 
For good design, the inductors L1 and L2 current ripple 
should be considered 20% of average current of inductors IL1 
and IL2, respectively. In order to operate converter in CCM, 
the inductance of inductors L1 and L2 must be greater than 
Lcric. The current rating of the inductors (IL1=IL2=IL) can be 
decided as follows, 
 
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C. Design of Intermediate Capacitors (C1 and C2) 
Capacitors C1 and C2 design is dependent on the input 
voltage, duty cycle (k1), and voltage ripples (VC1 and VC2). 
For good design, it is considered that the voltage ripple in the 
capacitors C1 and C2 voltage is 1% of the total input voltage. 
Based on the functionality of converter, it is possible to select 
both capacitors C1 and C2 with equal capacitance rating i.e. 
C1=C2. The voltage rating and critical capacitance for both the 
capacitors C1 and C2 are calculated as follows, 
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D. Design of Output Capacitor (Co) 
The design of the capacitor Co is dependent on the output 
voltage (V2), output power (Po) or load (R), duty cycle (k1, k2) 
switching frequency (f), and output voltage ripples (VCo). For 
good design, it is considered that the voltage ripple across 
capacitor Co is 1% of the output voltage. The voltage rating 
and critical capacitance for capacitors Co are calculated as 
follows, 
( ) ( )1 2 2 1 2 2
, 1%  2 2
2 2 2
k k P k k V
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                           (49) 
E. Selection of Semiconductor Devices 
   The blocking voltages of switches S1, S2, and So are 
analyzed in each mode and given as follows, 
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The voltage ratings of the switches S1, S2, and So are 
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calculated as follows, 
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   The voltages across diodes D1, D2, and Do are analyzed in 
each mode and given as follows, 
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The Peak Inverse Voltage (PIV) of the diodes D1, D2, and 
Do is expressed as follows, 
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   It is suggested that the voltage rating of diodes must be 
greater than PIV values. 
F. Comparison of Converters 
The proposed TSTM-HS converter is compared with 
recently addressed converters in terms of number of 
components, voltage conversion ratio, and voltage stress. The 
detail comparison is tabulated in Table-I. It is notable that the 
voltage conversion ratio of conventional boost, switched 
inductor boost converter [23], ZETA derived converter [24], 
and SEPIC derived converter [24] are controlled through 
single switch. To increase the voltage conversion ratio, 
switched inductor network and diode-capacitor circuitry is 
employed in [24]. Nevertheless, the voltage conversion ratio is 
not significantly improved even though using multiple 
capacitors in ZETA/SEPIC derived converters and inductors 
in switched inductor boost converter. Furthermore, three 
different converter configurations (Converter –I, II, and III) 
are proposed with two switches [23]. However, both the 
switches of converter-I, II, and III are operate simultaneously 
and the voltage conversion ratio of converter-I, II and III are 
not high even though using two switches and two inductors. 
Moreover, the operating principle of conventional converter 
and the suggested converters in [23]-[24] are dependent on 
single duty cycle and it is not possible to operate at wide duty 
cycle range. In [25], two inductors, three switches and two 
different duty cycles are used to achieve higher conversion 
ratio. However, the voltage rating of devices restricts the 
voltage conversion ratio. Also, the conversion ratio is not 
significantly increase though using three switches. The 
TSTM-HS converter provides high voltage conversion ratio 
with wide duty range and reduced voltage stress on 
components. Theoretically, compared to the proposed 
converter, quadratic boost converter (QBC) [13], [18] provides 
higher voltage gain. However, in QBC, the voltage conversion 
ratio is dependent on single duty. Moreover, there is non-
linear relationship between input and output voltage of QBC 
due to high conversion ratio. Hence, small change in duty 
cycle will change output voltage by large values. Therefore, 
more complex control is required to control the switch. The 
main benefits of the TSTM-HS configuration is the operating 
range is increased by operating converter in three modes with 
double duty ratio. Hence, the converter can be operated at 
higher duty ratio (sum of two duty ratios). Moreover, the 
energy is transferred without multiple energy transfer loops 
which increases the efficiency and performance. Moreover, 
the output voltage of proposed converter is based on the two 
duty ratios k1 and k2. Owing to the advantages of two duty 
ratios, when the voltage changed the operation of proposed 
converter can be controlled in three possible ways 1) fixed 
duty ratio k1 and variation in duty ratio k2, 2) variation in duty 
ratio k1 and fixed duty ratio k2, and 3) variation in both duty 
ratios k1 and k2. Additional advantages could be a scenario in 
that one may use one duty ratio for MPPT tracking and 
another to control output voltage. The TSTM-HS provide a 
reliable operation with wide duty range and flexibility to 
control conversion ratio by adjusting two different duty cycles 
TABLE I. COMPARISON OF TSTM-HS CONVERTER WITH RECENTLY PROPOSED CONVERTERS 
 V2/V1 
Intermediate 
Capacitor 
voltage rating 
PIV of diode 
Max. Switch 
Voltage 
Number of 
Approx. Cost of Power 
Circuit Load side 
diodes 
Intermediate 
diodes 
NI/ NC/ NS/ ND 
A 1/(1-k) - -V2 - V2 1/ 1/ 1/ 1 CL+CC+CS+CD+EC 
B (1+k)/(1-k) - -V2, -V1, -(V2-V1)/2 V2 2/ 1/ 1/ 4 2CL+1CC+1CS+4CD+EC 
C (1+k)/(1-k) (V2-V1)/2 -(V2+V1)/2 - V2/ (1+k) 1/ 3/ 1/ 3 1CL+3CC+1CS+3CD+EC 
D (2-k)/(1-k) V1 -(V2-V1) - V2/ (2-k) 2/ 4/ 1/ 3 2CL+4CC+1CS+3CD+EC 
E (1+k)/(1-k) - -(V2+V1) -(V2+V1)/2 (V2+V1)/2 2/ 1/ 2/ 1 2CL+1CC+2CS+1CD+EC 
F 2/(1-k) V1 -V2 -V2/2 V2/2 2/ 2/ 2/ 2 2CL+2CC+2CS+2CD+EC 
G (3-k)/(1-k) V1 -(V2-V1), -(V2-V1)/2 (V2-V1)/2 2/ 3/2/ 3 2CL+3CC+2CS+3CD+EC 
H (1-k1)/(1-k1-k2) - -V2 -V1 (V2+V1)/2, V2 2/ 1/ 3/ 2 2CL+1CC+3CS+2CD+EC 
I 1/(1-k)2 V2(1-k) -V2 -V2(1-k) V2  2/2/1/3 2CL+2CC+1CS+3CD+EC  
J (3-k1-2k2)/(1-k1-k2) V1 -(V2-V1)/2 -(V2-V1) (V2-V1)/2, V2-2V1 2/ 3/ 3/3 2CL+3CC+3CS+3CD+EC 
 
Note-A: Boost Converter, B: Switched Inductor Boost Converter [23], C: ZETA Derived Converter [24], D:  SEPIC Derived Converter [24], E: Converter-I 
[23], F: Converter-II [23], G: Converter-III [23], H: High Gain Converter [25], I: Quadratic Boost Converter [13], [18], J: Proposed Converter, NI: Number of 
inductors, NC: Number of Capacitors, NS: Number of switches, ND: Number of diodes, CL: Cost of single inductor, CC: Cost of single capacitor, CS: Cost of 
single switch, CD: Cost of single diodes, EC: Extra cost. 
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which is not possible from any single switch converters. 
Moreover, it is observed that the voltage stress of 
semiconductor devices are low in proposed converter 
compared to recently proposed converter [23]-[25]. Therefore, 
low voltage rating devices with low internal resistance can be 
used to design proposed converter. 
VI. EXPERIMENTAL RESULTS AND DISCUSSION 
The theoretical analysis of TSTM-HS converter is validated 
through experimental investigations in the laboratory. The 
TSTM-HS converter is designed according to abovementioned 
designed procedure with load power (P2) 500W, input voltage 
(v1) 36V, and output voltage (v2) 400V. To design the 
prototype, two identical ferrite core type inductors (L1 and L2) 
are selected with inductance 100µH, current capability 20A, 
and internal series resistance 300mΩ (for design, it is assumed 
that inductor ripples iL is 40% of inductor L1 and L2 current). 
The two identical capacitors C1 and C2 (100µF/50V, 
ESR=0.05Ω) along with two identical diodes D1 and D2 
(STTH30R04) are used at the intermediate stages whose 
forward voltage drop VD is 0.8V and ON-state resistance RD is 
0.01Ω. At the load side, diodes Do (STTH30R04) and 
capacitor Co (100µF/450V, ESR=0.07Ω) are used. The 
semiconductor control switches FDP19N40 (ON-state 
resistance RS=200mΩ) are used along with flat-type heat sink 
and gate pulses are generated through FPGA. The two gate 
pulses are generated with 50% duty cycle (k1) to control 
switches S1 and S2. Also, the gate pulse with 35% duty cycle is 
generated to control switch S3. The converter is operated at 
switching frequency 50kHz. 
In Fig. 14(a), it is observed that the output voltage (V2) 
401.1V is generated from the input voltage (V1) 36.3V. In the 
beginning of mode I (A1 in Fig. 14(a)), spike of 9.38A is 
observed in the input current due to charging of capacitors C1 
and C2. The sudden current fall is observed in the input current 
(B1 in Fig. 14(a)) when converter operation is changed from 
mode I to mode II, which is expected according to operation. 
During mode III, the slope of input current is negative. The 
average load current (I2) and input current (I1) is 1.26A and 
14.9A, respectively. In Fig. 14(b), it is observed that the slope 
of currents iL1 and il2 are positive during mode I and II. Hence, 
both inductors L1 and L2 are charging. The slope of the 
currents iL1 and il2 are exactly half in mode II compared to 
slope in mode I as expected. During mode III, the slope of 
currents iL1 and il2 is negative. Hence, both the inductors L1 
and L2 are discharging. The practically observed average value 
of output voltage (v2), inductor L1 current (iL1), inductor L2 
current (il2), and input current (i1) is 401.1V, 8.56A, 8.53A, 
and 14.9A, respectively. In Fig. 14(c), it is observed that both 
inductors L1 and L2 are charged in parallel during mode I and 
voltage across each inductor is equal to input voltage (V1) 
36.3V. In mode II, both inductors L1 and L2 are charged in 
series with input voltage 36.3V. Also, in mode II, little 
fluctuations are observed in the voltages vL1 and vL2 as shown 
by A1 and B1 in Fig. 14(c), respectively due to little practical 
difference in the inductance of L1 and L2. During mode III, 
both inductors L1 and L2 are discharged through load and the 
voltage across each inductor is 146.3V. Also, due to 
switching, little transients are observed in the voltages vL1 and 
vL2 as shown by C1 and D1 in Fig. 14(c), respectively. The 
practically observed average value of inductor L1 voltage (vL1), 
inductor L1 current (iL1), inductor L2 voltage (vL2), and inductor 
L2 current (iL2) is 0.72V, 8.56A, 0.59V, 8.53 A, respectively. 
In Fig. 15(a), during mode I, the switch S2 is conducting and 
the voltage across nodes A-B is equal to –V1 and observed 
value is 36.1V. During Mode II, little fluctuations are 
observed across switch S2. However, the expected average 
voltage across switch S2 is (V1/2) and observed value is 18.3V. 
During mode III, the expected average voltage across nodes 
A-B is equal to V2 –2V1 and observed value is 328.1V. In 
Mode III, little fluctuations are observed across switch S2. 
However, the expected average voltage across switch S2 is (V2 
-V1)/2 and observed value is 183.3V. In Fig. 15(b), during 
mode I, diode D1 is conducting, the expected voltage across 
diode Do is -(V2-V1) and observed value is -364.6V. During 
Mode II, diodes Do and D1 are reversed biased and little 
 
(a) 
 
(b) 
 
(c) 
Fig. 14. Experimental results of TSTM-HS converter, (a) top to bottom: 
output voltage (v2), output current (i2),  input current (i1), and  input 
voltage (v1), (b) top to bottom: output voltage (v2), inductor L1 current 
(iL1), inductor L2 current (il2), and input current (i1), and (c) top to 
bottom: inductor L1 voltage (vL1), inductor L1 current (iL1), inductor L2 
current (iL2), and inductor L2 voltage (vL2). 
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fluctuations across voltage across D1 is observed. However, 
the average voltage across diodes Do and D1 is -328.1V and -
18.7V, respectively. During mode III, the diode Do is 
conducting and the average voltage across diode D1 and 
capacitor C1 (VC1) is -183.1V and 35.7V, respectively.  In Fig. 
15(c), it is clearly observed that the addition of the average 
inductor L1 voltage (vL1) and average voltage across switch S1 
(vS1) is 36.2V which is equal to the magnitude of input 
voltage. In Fig. 15(d), it is clearly observed that the addition of 
the average inductor L2 voltage (vL2) and average voltage 
  
(a) (b) 
  
(c) (d) 
Fig. 15. Experimental results of TSTM-HS converter, (a) top to bottom: voltage across nodes A-B (vAB), inductor L1 current (iL1), capacitor Co voltage 
(vCo), and voltage across switch S2 (vS2) (b) top to bottom: voltage across diode Do (vDo), inductor L1 current (iL1), voltage across diode D1 (vD1), and 
capacitor C1 voltage (vC1), (c) top to bottom: inductor L1 voltage (vL1), voltage across switch S1 (vS1), and resultant of (vL1+ vS1), (d) bottom to top: 
inductor L2 voltage (vL2), voltage across switch S2 (vS2), and resultant of (vL2+ vS2). 
  
(a) (b) 
Fig. 16. Experimental results of TSTM-HS converter at different power levels and variation in duty cycles (a) output voltage (v2), output current (i2), 
input voltage (v1), and input current (i1) where, duty cycle k1 is regulated from 50% to 35% and duty cycle k2 is constant 35%, (b) output voltage (v2), 
output current (i2), input voltage (v1), and input current (i1) where, duty cycle k1 is constant 35% and the duty cycle k2 is regulated from 35% to 50%. 
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across switch S2 (vS2) is 36.2V which is equal to the magnitude 
of input voltage. To investigate the effect of duty cycles on the 
voltage regulation of the converter, the circuitry is tested in 
open loop with the perturbation in duty cycles. The 
performance is investigated with constant input voltage 36.2V 
and load R=320Ω. Fig. 16(a) show the waveform of output 
voltage (v2), output current (i2), input voltage (v1), and input 
current (i1) where, duty cycle k1 is regulated from 50% to 35% 
(with the interval of 5%) and duty cycle k2 is constant 35%. It 
is observed that the output voltage is decreases when duty 
cycle k1 is reduced and duty cycle k2 is constant. The voltage 
conversion ratio of converter is reduced when width of the 
mode I is reduced without changing the width for mode II, 
which is clearly observed by the values given in Fig. 16(a). 
Fig. 16(b) show the waveform of output voltage (v2), output 
current (i2), input voltage (v1), and input current (i1) where, 
duty cycle k1 is constant 35% and the duty cycle k2 is regulated 
from 35% to 50% (with the interval of 5%). It is observed that 
the output voltage is increases when duty cycle k2 is increases 
and duty cycle k1 is constant. The voltage conversion ratio of 
converter is increased when width of the mode II is increased 
without changing the width for mode I, which is clearly 
observed by the values given in Fig. 16(b). Fig. 17(a) shows 
the plot of efficiency versus duty cycle k1 with constant load 
320Ω and duty cycle k2=35%. Fig. 17(b) shows the plot of 
efficiency versus duty cycle k2 with constant load 320Ω and 
duty cycle k1=35%. The efficiency versus power plot is shown 
in Fig. 17(c). At power 100W and 500W, the experimentally 
observed efficiency of the converter is 88.35% and 92.91%, 
respectively. It is noteworthy that based on the several test the 
average efficiency of the proposed converter is 92.06%. The 
loss distribution for each component of designed converter is 
shown in Fig. 17(d). It is observed that the 22.4%, 43.27%, 
27.15%, and 6.14% losses occurs due to reactive components, 
control switches, diodes, and other parts of converter, 
respectively. The experimental investigation shows the good 
agreement with theoretical analysis. Based on the 
investigation, it can be conclude that the proposed converter 
circuitry is suitable for DC microgrid application. 
VII. CONCLUSION 
A new Triple-Switch-Triple-Mode High Step-up (TSTM-
HS) DC-DC converter is proposed with wide range of duty 
cycle. The voltage conversion ratio is adjusted by two 
different duty cycles and operates in three modes to achieve 
high conversion ratio without using high duty cycle for 
individual switch. The CCM, DCM characteristics waveform 
are analyzed and CCM-DCM boundary is explained in detail. 
The efficiency and comparison is provided and it is notable 
that the proposed converter provides high voltage conversion 
ratio with reduce voltage stress across diodes and switches. 
Therefore, the proposed TSTM-HS converter provides a 
viable solution for low DC to high DC conversion in DC 
microgrid application. The effect of two duty cycles on 
voltage conversion ratio is studied in detail and it can be 
conclude that the proposed converter provides a high voltage 
conversion ratio with wide duty range which is not possible by 
any singe switch DC-DC converter. The experimental results 
confirm the theoretical analysis, feasibility, and performance 
of the proposed TSTM-HS converter. 
  
(a) (b) 
  
(c) (d) 
Fig. 17. Experimental Efficiency curves (a) efficiency versus duty cycle k1, (b) efficiency versus duty cycle k2, (c) efficiency versus power, (d) 
Loss distribution. 
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